Next: RL78 Options, Previous: PowerPC Options, Up: Submodel Options [Contents][Index]
These command-line options are defined for RISC-V targets:
-mbranch-cost=nSet the cost of branches to roughly n instructions.
-mmemcpy-mno-memcpyDon’t optimize block moves.
-mplt-mno-pltWhen generating PIC code, allow the use of PLTs. Ignored for non-PIC.
-mabi=ABI-stringSpecify integer and floating-point calling convention. This defaults to the natural calling convention: e.g. LP64 for RV64I, ILP32 for RV32I, LP64D for RV64G.
-mfdiv-mno-fdivUse hardware floating-point divide and square root instructions. This requires the F or D extensions for floating-point registers.
-mdiv-mno-divUse hardware instructions for integer division. This requires the M extension.
-march=ISA-stringGenerate code for given RISC-V ISA (e.g. ‘rv64im’). ISA strings must be lower-case. Examples include ‘rv64i’, ‘rv32g’, and ‘rv32imaf’.
-mtune=processor-stringOptimize the output for the given processor, specified by microarchitecture name.
-msmall-data-limit=nPut global and static data smaller than n bytes into a special section (on some targets).
-msave-restore-mno-save-restoreUse smaller but slower prologue and epilogue code.
-mcmodel=code-modelSpecify the code model.