%FILENAME%
vtr-8.0.0-2-aarch64.pkg.tar.xz

%NAME%
vtr

%BASE%
vtr

%VERSION%
8.0.0-2

%DESC%
Verilog to Routing -- Open Source CAD Flow for FPGA Research

%CSIZE%
5399812

%ISIZE%
19878271

%MD5SUM%
a03e4b1c7fb8c74b77d32e77aa669bea

%SHA256SUM%
ceff28bba8ab9efb912be450139522d2530a23909d203bfeefb3d283fa6bda2d

%PGPSIG%
iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAl6DqMEACgkQdxk/FSvb5qYo/w//Rg70O7IqtD3pZIhi/fSBjY1dDOOvWnfEnCyIGNstQv87Nec2GnzxcXYI8+p+TStwKwo1WJ1fMhFGwElSLJ2au7/IDGUmRZZloeYb6zADloLE51kJkePm9+hs2clKlXDuV6X3mXCz0Ff7fn0Q8e98cnAl3D1GD2bCCUaJcBqlTOOO/YYV3wXsLqWVbqlUiQM6Wk335xK5MIMWUSEY7AAnl8o808r60ooaGm/KgnALVcVRc5ZMvOFnmA1IWyuB/ZIZ75rTSWY0ou2zitrCOLSYfvph6hGaDGRxTOyZv3Sy6qE0M6LgKBi49ytRdflwv8XUv9A1VlFAjGmBbJXAgqYyJzuUtbkjTI0P7J1FBAKrDgR2AMLbZlFbcq+BrfEUpaCjqhc/F6HNNXPtu9fSLFgqEVJDgJ3waOuIminl2uvrJ6wcGE8CIabTtEc73fGggbBwGTNju71nLl1KQLVoOf9SGFQE+RUTRhxL/2oczq6C1mKDvusaflA07bUHKn8ZrO7/vznPqAz+iE5LLSD42purEANoabrBOsR2z58l+oemAy9wKHCgc2ftDHk7z72GNgGxBC4ELC6Ri9ImBIXnlw0ErU5cLDbc1h1MBSHlDHvumY76gmQL9JQYC+Bips8ZpNvRAq/osJmIKEwUlKQ9ILVIE9/mrdjp/d9wyJvcgd8YqUE=

%URL%
https://verilogtorouting.org

%LICENSE%
MIT

%ARCH%
aarch64

%BUILDDATE%
1585686102

%PACKAGER%
Arch Linux ARM Build System <builder+n1@archlinuxarm.org>

